Automatic Clock Synchronization and Distribution Circuit for Counter Clock Flow Pipelined Systems
Fouts, Douglas Jai
Luke, Brian Lee
MetadataShow full item record
A clock synchronization buffer for a counter clock flow pipelined circuit including a cascade of processing modules that receive data from a previous module and provide output results to a following module. The clock synchronization buffer receives a clock input signal and provides clock signals to a local processing module and to the next pipeline stage. The clock synchronization buffer includes a selectable delay stage that receives a clock input signal and a delay select signal and outputs a clock signal having a selected delay. An amplifier connected to the selectable delay stage provides the delayed clock signal to a local processing module that corresponds to the clock synchronization buffer circuit. An inverting amplifier connected to the selectable delay stage provides the delayed clock signal to the next pipeline stage. A clock synchronization controller synchronizes the phases of reference clock input and synchronized clock input signals.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Loke, Yong (Monterey, California. Naval Postgraduate School, 2006-03);A wirelessly networked opportunistic digital array radar (WNODAR) is an integrated ship wide digital phased array, where the array elements are placed at available open areas over the entire surface of the platform. The ...
Lowham, Keith D. (Monterey, California. Naval Postgraduate School, 2004-03);Synchronization of orthogonal frequency-division multiplexed (OFDM) signals is significantly more difficult than synchronization of a single-carrier system. The recently approved IEEE Standard 802.11g specifies a packet-based ...
Application of digital techniques to a nuclear reactor safety monitor for the liquid metal fast breeder reactor. Elrod, Stephen Anthony. (Monterey, California. Naval Postgraduate School, 1972-03);This paper demonstrates a nuclear reactor safety monitor incorporating hard-wired, redundant, digital program modules that control independent, redundant, digital monitor modules. One monitor module is used for each ...