The design of a predictive read cache
Robert, Joseph R., Jr.
Fouts, Douglas J.
Terman, Frederick W.
MetadataShow full item record
The objective of this research has been the creation of a hardware design for a Predictive Read Cache (PRC). The PRC is a developmental cache intended to replace second-level caches common in modern microprocessor systems. The PRC has the potential of being faster and cheaper than current second-level caches and is distinctive in its ability to predict data addresses to be referenced by a central processing unit. Previous research has analyzed the behavior that the PRC must exhibit. During the described research, the behavior was modeled in the Verilog hardware description language. Verilog-XL was used for simulation, which uses the Verilog behavioral model as input. The behavioral model suggests that the internal structure of the PRC could be divided into six modules, each performing part of the function of the whole PRC. Each of these blocks was studied for hardware equivalents, easing the development of the total structural model. Using Verilog structural models as input, Epoch was used to automatically perform a very large-scale integrated (VLSI) circuit layout and to generate timing information. The Epoch output files are used for further simulation with Verilog-XL to identify critical parts of the design. The result of this research is a complete hardware design for the PRC.
RightsThis publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.
Showing items related by title, author, creator and subject.
Ang, Pak Siang (Monterey, California: Naval Postgraduate School, 2017-09);In this thesis, we investigate two critical components of a digital-image synthesizer electronic warfare architecture that can be used to infuse false targets into high-range resolution profiling radars. The first investigation ...
Sessions, Calvin A. (Monterey, California. Naval Postgraduate School, 2021-09);The objective of this study is to design a field-programmable gate array (FPGA) implementation of a cognitive radar (CRr) target recognition system for electronic warfare applications. This thesis expands on the ...
Davis, Javen E. (Monterey, CA; Naval Postgraduate School, 2021-06);It is essential that computer science students learn how to leverage parallelism to accelerate their applications due to the dramatic slowing of sequential CPU performance. One way that computer scientists can leverage ...