Design and performance analysis of an asynchronous pipelined multiplier with comparison to synchronous implementation

View/ Open
Author
Shawhan, Kirk A.
Date
2000-12Advisor
Fouts, Douglas J.
Loomis, Herschel H., Jr.
Metadata
Show full item recordAbstract
Synchronous techniques have dominated digital logic system design for decades because they are well understood and less complicated to implement. With the advent of more exotic high-speed transistors, the issues of clock skew, system performance, power consumption, and technology migration become critical to synchronous system designers. Asynchronous digital design techniques utilize a local completion signal or request(acknowledge handshake to lend the stability afforded by the global clock in synchronous systems. This research evaluates a moderately complex digital system, an 8x8-bit multiplier utilizing high speed Indium Phosphide heterostructure bipolar junction transistors, to determine whether asynchronous logic design can compete with synchronous design in terms of system speed and power consumption. Theoretical timing equations are developed that relate the relative merits of each technique for input-to- output latency and system throughput. Tanner SPICE simulation tools are used to evaluate the full 8x8-bit asynchronous array multiplier. Finally, direct comparisons are made between five separate pipelined configurations of the multiplier utilizing both synchronous and asynchronous timing methodologies. As integrated circuits become smaller, faster, and more complex, asynchronous schemes will continue to mature and become more prevalent in digital system design.
Collections
Related items
Showing items related by title, author, creator and subject.
-
Topaz II Nuclear Powered SAR Satellite
Feuerstein, M.; Agrawal, B.N. (1994);The AA4871 Spacecraft Design course is the capstone class for the M.S. in Astronautics at the Naval Postgraduate School. Thc design team integrated a Topaz If nuclear power system with an EOS Synthetic Aperture Radar to ... -
Design of a synchronous pipelined multiplier and analysis of clock skew in high-speed digital systems
Calvert, John R. (Monterey, California. Naval Postgraduate School, 2000-12);Digital systems implemented with high-speed transistor technologies face a variety of design challenges in an effort to keep pace with the accelerating demand for performance. As device switching frequencies climb comfortably ... -
Graphical modeling of shipboard electric power distribution systems
Kline, Daniel B. (Monterey, California. Naval Postgraduate School, 1993-12);With the increasing application of power electronics to shipboard electric power systems, there is a need for studying power systems in an object- oriented, graphical environment in order to examine the interrelations of ...