NPS logo Naval Postgraduate School
Dudley Knox Library
        View Item 
        •   Calhoun Home
        • Theses and Dissertations
        • 1. Thesis and Dissertation Collection, all items
        • View Item
        •   Calhoun Home
        • Theses and Dissertations
        • 1. Thesis and Dissertation Collection, all items
        • View Item
        • How to search in Calhoun
        • My Accounts
        • Ask a Librarian
        JavaScript is disabled for your browser. Some features of this site may not work without it.

        Browse

        All of CalhounCollectionsThis Collection

        My Account

        LoginRegister

        Statistics

        Most Popular ItemsStatistics by CountryMost Popular Authors

        Design and performance analysis of an asynchronous pipelined multiplier with comparison to synchronous implementation

        Thumbnail
        View/Open
        Icon00Dec_Shawhan.pdf (3.438Mb)
        Download Record
        Download to EndNote/RefMan (RIS)
        Download to BibTex
        Author
        Shawhan, Kirk A.
        Date
        2000-12
        Advisor
        Fouts, Douglas J.
        Loomis, Herschel H., Jr.
        Metadata
        Show full item record
        Abstract
        Synchronous techniques have dominated digital logic system design for decades because they are well understood and less complicated to implement. With the advent of more exotic high-speed transistors, the issues of clock skew, system performance, power consumption, and technology migration become critical to synchronous system designers. Asynchronous digital design techniques utilize a local completion signal or request(acknowledge handshake to lend the stability afforded by the global clock in synchronous systems. This research evaluates a moderately complex digital system, an 8x8-bit multiplier utilizing high speed Indium Phosphide heterostructure bipolar junction transistors, to determine whether asynchronous logic design can compete with synchronous design in terms of system speed and power consumption. Theoretical timing equations are developed that relate the relative merits of each technique for input-to- output latency and system throughput. Tanner SPICE simulation tools are used to evaluate the full 8x8-bit asynchronous array multiplier. Finally, direct comparisons are made between five separate pipelined configurations of the multiplier utilizing both synchronous and asynchronous timing methodologies. As integrated circuits become smaller, faster, and more complex, asynchronous schemes will continue to mature and become more prevalent in digital system design.
        URI
        http://hdl.handle.net/10945/9220
        http://handle.dtic.mil/100.2/ADA386420
        Collections
        • 1. Thesis and Dissertation Collection, all items

        Related items

        Showing items related by title, author, creator and subject.

        • Thumbnail

          Topaz II Nuclear Powered SAR Satellite 

          Feuerstein, M.; Agrawal, B.N. (1994);
          The AA4871 Spacecraft Design course is the capstone class for the M.S. in Astronautics at the Naval Postgraduate School. Thc design team integrated a Topaz If nuclear power system with an EOS Synthetic Aperture Radar to ...
        • Thumbnail

          Design of a synchronous pipelined multiplier and analysis of clock skew in high-speed digital systems 

          Calvert, John R. (Monterey, California. Naval Postgraduate School, 2000-12);
          Digital systems implemented with high-speed transistor technologies face a variety of design challenges in an effort to keep pace with the accelerating demand for performance. As device switching frequencies climb comfortably ...
        • Thumbnail

          Graphical modeling of shipboard electric power distribution systems 

          Kline, Daniel B. (Monterey, California. Naval Postgraduate School, 1993-12);
          With the increasing application of power electronics to shipboard electric power systems, there is a need for studying power systems in an object- oriented, graphical environment in order to examine the interrelations of ...
        Feedback

        411 Dyer Rd. Bldg. 339
        Monterey, CA 93943

         

        circdesk@nps.edu
        (831) 656-2947
        DSN 756-2947

        Start Your Research

        • Research Guides
        • How to Cite
        • Search Basics
        • Ask a Librarian
        • Library Liaisons
        • Graduate Writing Center
        • Thesis Processing Office
        • Statistics, Maps & More
        • Copyright at NPS

        Find & Download

        • Databases List
        • Articles, Books & More
        • NPS Theses
        • NPS Faculty Publications: Calhoun
        • Journal Titles
        • Course Reserves

        Use the Library

        • My Accounts
        • Request Article or Book
        • Borrow, Renew, Return
        • Remote Access
        • Workshops & Tours
        • For Faculty & Researchers
        • For International Students
        • For Alumni
        • Print, Copy, Scan, Fax
        • Rooms & Study Spaces
        • Floor Map
        • Computers & Software
        • Adapters, Lockers & More

        Collections

        • NPS Archive: Calhoun
        • Restricted Resources
        • Special Collections & Archives
        • Federal Depository
        • Homeland Security Digital Library

        About

        • Hours
        • Library Staff
        • About Us
        • Visit Us

        NPS-Licensed Resources - Terms & Conditions

        Copyright Notice

         
         

        Facebook logo Federal Depository Library Program Emblem NPS Video Portal

        NPS Home Privacy Policy Copyright Accessibility Contact Webmaster