Show simple item record

dc.contributor.advisorFouts, Douglas J.
dc.contributor.advisorShing, Man-Tak
dc.contributor.advisorPace, Phillip E.
dc.contributor.authorBergon, Hakan
dc.dateSeptember 2002
dc.date.accessioned2012-08-22T15:30:09Z
dc.date.available2012-08-22T15:30:09Z
dc.date.issued2002-09
dc.identifier.urihttp://hdl.handle.net/10945/9795
dc.description.abstractThe subject of this thesis is to model and verify the correctness of the architecture of the Digital Image Synthesizer (DIS). The DIS, a system-on-a-chip, is especially useful as a counter-targeting repeater. It synthesizes the characteristic echo signature of a pre-selected target. The VHDL description of the DIS architecture was exported from Tanner S-Edit, modified, and simulated. Different software oriented verification approaches were researched and a White-box approach to functional verification was adopted. An algorithm based on the hardware functionality was developed to compare expected and simulated results. Initially, the architecture of one Range Bin Modulator was exported. Modifications to the VHDL source code included modeling of the behavior of the NFET and P-FET transistors as well as Ground and Vdd (the voltages connected to the drains of the FETs). It also included renaming of entities to comply with VHDL naming conventions. Simulation results were compared to manual calculations and Matlab programs to verify the architecture. The procedure was repeated for the architecture of an Eight-Range Bin Modulator with equally successful results. VHDL was then used to create a super class of a 32-Range Bin Modulator. Test vectors developed in Matlab were used to yet again verify correct functionality.en_US
dc.description.urihttp://archive.org/details/vhdlmodelingndsi109459795
dc.format.extentxviii, 174 p. : ill. (some col.) ; 28 cm.en_US
dc.publisherMonterey California. Naval Postgraduate Schoolen_US
dc.rightsCopyright is reserved by the copyright owner.en_US
dc.subject.lcshImage transmission.en_US
dc.titleVHDL modeling and simulation for a digital target imaging architecture for multiple large targets generationen_US
dc.typeThesisen_US
dc.contributor.departmentInformation Sciences (IS)
dc.subject.authorDigital Image Synthesizeren_US
dc.subject.authorCounter-Targeting Repeateren_US
dc.subject.authorRange Bin Modulatoren_US
dc.subject.authorVHDLen_US
dc.subject.authorWhite-boxen_US
dc.subject.authorMatlaben_US
dc.description.serviceMajor, Swedish Armyen_US
etd.thesisdegree.nameM.S. in Software Engineeringen_US
etd.thesisdegree.nameM.S. in Systems Engineeringen_US
etd.thesisdegree.levelMastersen_US
etd.thesisdegree.disciplineSystems Engineeringen_US
etd.thesisdegree.disciplineSoftware Engineeringen_US
etd.thesisdegree.grantorNaval Postgraduate Schoolen_US
dc.description.distributionstatementApproved for public release; distribution is unlimited.


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record