Using Commercial Off the Shelf (COTS) Digital Signal Processors (DSP) for reliable space based Digital Signal Processing
Wukitch, Matthew J.
Loomis, Herschel H.
Ross, Alan A.
MetadataShow full item record
A radiation tolerant testbed was designed using a Commercial-Off-the- Self Digital Signal Processor and presented to prove the concept of Triple Modular Redundant (TMR) processors in order to make a COTS DSP radiation tolerant design. The system was designed to handle the effects of radiation associated with Single Event Upset only. Two of the industry's leading programmable 32-bit floating-point digital signal processors were reviewed for this thesis, Analog Devices ADSP-21060 and the Texas Instruments TMS320C6701. The 6701 was the best processor for this design based upon size, power, speed, and tolerance to single event latchup, signal event burnout, and total ionization dose. A review of the processor's performance and characteristics is provided to ensure the proper operation of 6701 in a TMR design. The system employs a bit by bit voter that compares the three processors' results and outputs the majority of the bits. All data, address, and control signals are monitored to determine that the system is operating properly. This system significantly differs from previous TMR designs, because only address errors cause immediate interrupts. Data errors cause processor interrupts only when the errors accumulate to a critical level. An external host processor controls the processors' shared memory space.
Showing items related by title, author, creator and subject.
Gaver, Donald Paul; Jacobs, Patricia A.; Becker, Kevin J.; Lawphongpanich, Siriphong (Monterey, California. Naval Postgraduate School, 1996-09); NPS-OR-96-010This paper addresses the problem in which jobs of different types arrive at a system that consists of a collection of individual and somewhat diverse processors. The processors differ in that each may spedalize in one job ...
A periodic scheduling heuristic for mapping iterative task graphs onto distributed memory multiprocessors Kasinger, Charles D. (Monterey, California. Naval Postgraduate School, 1994-09);This thesis investigates the problem of statically assigning the tasks of applications represented by repetitive task graphs (such as sonar or radar signal processing) to the processors of a distributed memory multiprocessor ...
Triple modular redundancy (TMR) in a configurable fault-tolerant processor (CFTP) for space applications Yuan, Rong (Monterey, California. Naval Postgraduate School, 2003-12);Without the protection of atmosphere, space systems have to mitigate radiation effects. Several different technologies are used to deal with different radiation effects in order to keep the space device work properly. One ...