The Naval Communications Processing and Routing System: a model for management
Download
Author
Barker, Michael Don
Lawrence, William Robert
Date
1974-09Advisor
Schneidewind, Norman F.
Parry, Sam H.
Metadata
Show full item recordAbstract
this thesis represents the results of a study of the U.S. Naval Processing and Routing System (NAVCOMPARS). The system's development from preconception to present is described herein as well as a description of its hardware and software components. Additionally, the Local Digital Message Exchange (LDMX), is likewise described. The purpose of this thesis is to identify bottlenecks in message flow through NSVCOMPARS. In this attempt, the system was simulated in a functional manner by computer and various input distributions were applied. By doing so, the factors, events and situations contributing to bottlenecks in message processing are identified as fully as possible within the constraints of time and information availability.
Rights
This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.Collections
Related items
Showing items related by title, author, creator and subject.
-
Expeditionary Mine Countermeasures (ExMCM) C4I Requirements (Continuation)
Das, Arijit (Monterey, California: Naval Postgraduate SchoolMonterey, California. Naval Postgraduate School, 2019-12); NPS-19-N065-AThe ExMCM is a broad program providing an innovative approach to the Mine Warfare mission area, required to operate with both U.S Navy and U.S. Marine Corps forces. The large number of sonar imagery files (from the MK18 ... -
Topaz II Nuclear Powered SAR Satellite
Feuerstein, M.; Agrawal, B.N. (1994);The AA4871 Spacecraft Design course is the capstone class for the M.S. in Astronautics at the Naval Postgraduate School. Thc design team integrated a Topaz If nuclear power system with an EOS Synthetic Aperture Radar to ... -
A pipelined vector processor and memory architecture for cyclostationary processing
Bernstein, Raymond F. (Monterey, California. Naval Postgraduate School, 1995-12);This work describes a scaleable, high performance, pipelined, vector processor architecture. Special emphasis is placed on performing fast Fourier transforms with mixed-radix butterfly operations. The initial motivation ...