Design of a pipelined multiplier using a Silicon Compiler
dc.contributor.advisor | Loomis, Herschel H. | |
dc.contributor.advisor | Yang, Chyan | |
dc.contributor.author | Huber, Ronald Scott | |
dc.date | June 1990 | |
dc.date.accessioned | 2013-02-15T23:11:44Z | |
dc.date.available | 2013-02-15T23:11:44Z | |
dc.date.issued | 1990-06 | |
dc.identifier.uri | https://hdl.handle.net/10945/27760 | |
dc.description.abstract | This thesis describes the design methodology and the process of employing the GENESIL Silicon Compiler (GSC)(Version 7.1) in the layout of a pipelined multiplier, in 1.5 micron CMOS technology, using a parallel multiplier cell array. Additionally, background material on the theory of multiplication, as well as the concept and theory of pipelining are presented. The results revealed two practical limits of the GSC system which precluded achieving the high component density made possible by full custom manual CAD methods using graphic layout tools. Although the GSC system did not perform as desired in this study, it offers a viable alternative to the labor intensive, full custom, Very Large Scale Integration graphic layout tools in use today. | en_US |
dc.description.uri | http://archive.org/details/designofpipeline1094527760 | |
dc.format.extent | xii, 94 p. ill. | en_US |
dc.language | en_US | |
dc.publisher | Monterey, California: Naval Postgraduate School | en_US |
dc.rights | This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States. | en_US |
dc.subject.lcsh | Engineering | en_US |
dc.subject.lcsh | Computer-aided design | en_US |
dc.subject.lcsh | Multiplication. | en_US |
dc.title | Design of a pipelined multiplier using a Silicon Compiler | en_US |
dc.type | Thesis | en_US |
dc.contributor.corporate | Naval Postgraduate School (U.S.) | |
dc.contributor.department | Department of Electrical and Computer Engineering | |
dc.subject.author | Silicon Compiler | en_US |
dc.subject.author | Pipeline | en_US |
dc.subject.author | Digital Multiplier | en_US |
dc.description.service | Lieutenant Commander, United States Navy | en_US |
etd.thesisdegree.name | M.S. in Electrical Engineering | en_US |
etd.thesisdegree.level | Masters | en_US |
etd.thesisdegree.discipline | Electrical Engineering | en_US |
etd.thesisdegree.grantor | Naval Postgraduate School | en_US |
dc.description.distributionstatement | Approved for public release; distribution is unlimited. |
Files in this item
This item appears in the following Collection(s)
-
1. Thesis and Dissertation Collection, all items
Publicly releasable NPS Theses, Dissertations, MBA Professional Reports, Joint Applied Projects, Systems Engineering Project Reports and other NPS degree-earning written works.